Raw Data: SA6ATX

SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6YEC-1:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,SM6LNJ,WIDE1,LD4AT*,qAR,LD3HV:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6YEC-1:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,OZ9LLA-1:`'>rl y/`_% SA6ATX>UX3Q45,OZ9LLA-1,SK6NL-2,WIDE2*,qAO,SA6CID-10:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,LD4AI:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,LD4AI:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,LD4AI:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,OZ9LLA-1,SK6NL-2,WIDE2*,qAO,SA6CID-10:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_% SA6ATX>UX3Q45,WIDE1-1,WIDE2-1,qAR,SM6LNJ:`'>rl y/`_%